

# Analysis, Design, and Experimental Verification of a Synchronous Reference Frame Voltage Control for Single-Phase Inverters

Mohammad Monfared, *Member, IEEE*, Saeed Golestan, *Member, IEEE*, and Josep M. Guerrero, *Senior Member, IEEE*

**Abstract**—Control of three-phase power converters in the synchronous reference frame (SRF) is now a mature and well-developed research topic. However, for single-phase converters, it is not as well established as three-phase applications. This paper deals with the design of an SRF multiloop control strategy for single-phase inverter-based islanded distributed generation systems. The proposed controller uses an SRF proportional–integral controller to regulate the instantaneous output voltage, a capacitor current shaping loop in the stationary reference frame to provide active damping and improve both transient and steady-state performances, a voltage decoupling feedforward to improve the system robustness, and a multiresonant harmonic compensator to prevent low-order load current harmonics to distort the inverter output voltage. Since the voltage loop works in the SRF, it is not straightforward to fine tune the control parameters and evaluate the stability of the whole closed-loop system. To overcome this problem, the stationary reference frame equivalent of the voltage loop is derived. Then, a step-by-step systematic design procedure based on a frequency response approach is presented. Finally, the theoretical achievements are supported by experimental results.

**Index Terms**—Multiloop, single-phase inverter, stand-alone mode, synchronous reference frame (SRF).

## I. INTRODUCTION

**D**ISTRIBUTED generation (DG), mainly from renewable energy sources, has increased during recent years [1]–[4]. Small-scale electricity generation units, such as microturbines, roof-mounted photovoltaic and wind generation systems, and commercially available fuel cells, are being widely utilized at the distribution level. Almost all these systems utilize some kind of power electronic converters to provide a controlled and high-quality power exchange with the single-phase grid or local loads. A voltage source inverter (VSI) is the most common

topology which can operate either in grid-connected or stand-alone mode. In stand-alone or island operation mode, i.e., when the grid is not present, the local loads should be supplied by the DG system, which now acts as a controlled voltage source. Thus, the essential requirement is to control the system voltage parameters such as amplitude and frequency with fast dynamic response and zero steady-state error.

Various control techniques for single-phase VSIs in stand-alone mode have been presented in the literature. Owing to availability and low cost of advanced digital signal processors, digital control strategies based on repetitive control [5]–[8], dead-beat control [9]–[11], and discrete-time sliding-mode control [12]–[15] have been proposed recently. Digital repetitive control is proposed to reduce harmonic distortions of the output voltage produced by nonlinear loads, with its excellent ability in eliminating periodic disturbances. However, in practical applications, slow dynamics, poor tracking accuracy, a large memory requirement, and poor performance to nonperiodic disturbances are the main limitations of this technique. Dead-beat and sliding-mode controllers exhibit excellent dynamic performance in direct control of the instantaneous inverter output voltage. A unique feature is that, even with their fast response, if wisely designed, they prevent overshoot and ringing. Despite the advantages they offer, these techniques suffer from some drawbacks, such as complexity, sensitivity to parameter variations and loading conditions, and steady-state errors. The proportional–resonant (PR) control has shown superiority in eliminating the steady-state error associated to the tracking problem of ac signals. This technique has also attracted increasing interests in instantaneous voltage control of single-phase VSIs [16]–[18]. Although simple to implement, PR control has certain disadvantages, the mains being exponentially decaying response to step changes, and great sensitivity and possibility of instability to the phase shift of sensed signals [19]. The synchronous reference frame (SRF) proportional–integral (SRFPI) controller is widely used for three-phase converter systems to obtain a zero steady-state error. The adoption of this technique to single-phase applications is also proposed in [20]–[22]. In the SRFPI control, electrical signals are all transformed to the synchronous reference frame, where quantities are dc, and as a consequence, the zero steady-state error is ensured by using a conventional PI regulator. This transformation requires at least two orthogonal signals; thus, a fictitious second phase must be generated to allow emulation of a two-phase system.

Manuscript received September 11, 2012; revised November 15, 2012; accepted December 30, 2012. Date of publication January 9, 2013; date of current version July 18, 2013. This work was supported in part by the Research Deputy of Ferdowsi University of Mashhad under Grant 2/19570 (dated December 13, 2011).

M. Monfared is with the Department of Electrical Engineering, Faculty of Engineering, Ferdowsi University of Mashhad, Mashhad 91779-48974, Iran (e-mail: m.monfared@um.ac.ir).

S. Golestan is with the Department of Electrical Engineering, Islamic Azad University–Abadan Branch, Abadan 63178-36531, Iran (e-mail: s.golestan@iee.org).

J. M. Guerrero is with the Department of Energy Technology, Aalborg University, 9220 Aalborg, Denmark (e-mail: joz@et.aau.dk).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TIE.2013.2238878

In industrial applications, usually,  $LC$  smoothing filters are used to effectively mitigate the harmonic contents of the inverter output waveforms. However, an ideally lossless  $LC$  circuit is highly susceptible to resonances with harmonic components generated by the inverter. Although it is possible to employ a single-loop instantaneous voltage regulator along with a damping resistor in the filter circuit, it is more advantageous to use a multiloop control to improve the system stability and dynamic performance and, at the same time, actively damp the resonance oscillations. Depending on the inner loop feedback variable and the type of controllers, several multiloop control schemes have been proposed [8], [12], [23]–[28], which all are implemented in the stationary reference frame and suffer from limited gain of PI regulators at the fundamental frequency resulting in steady-state error and poor disturbance rejection capability. Multiloop structure with SRFPI controllers for single-phase islanded inverters is proposed in [20]. This method uses the current of the filter inductor as the feedback signal to compensate the load disturbances and actively damp the resonances, while an outer voltage loop regulates the output voltage and ensures zero steady-state error and stability over a wide range of operating conditions. Ryan *et al.* [23] and, recently, Dong *et al.* [22] have shown that, regardless of the controller type, in multiloop techniques, the capacitor current feedback brings better disturbance rejection capability than the inductor current feedback. On the other hand, it is simpler and definitely more cost effective to sense the capacitor current instead of the higher ampere inductor current.

In this paper, an SRFPI controller is proposed to regulate the instantaneous output voltage. While the use of SRFPI controller in three-phase systems is a mature topic, in single-phase systems, it has not been yet properly investigated. The proposed multiloop structure employs a simple inner capacitor current shaping loop to provide active damping and improve both transient and steady-state performances. Also, a voltage decoupling feedforward is utilized to improve the system robustness and, at the same time, simplify the system modeling and controller design. Finally, a multiresonant harmonic compensator (HC) is added to the suggested scheme which prevents low-order load current harmonics to distort the inverter output voltage, particularly under distorted and nonlinear loads. Combining the multiloop control, the harmonic resonators, and the voltage feedforward with the SRFPI in single-phase systems has not been yet explored. The SRFPI control algorithm involves several reference frame transformations; therefore, the classical control techniques cannot be simply applied to evaluate the performance of the closed-loop system. Thus, the single-phase equivalent of the SRFPI regulator is obtained, which significantly simplifies the controller design and stability analysis. A detailed design procedure with consideration of the practical implementation issues, such as the effect of loading conditions and the control delay, is then proposed. Detailed design criteria, derived from a frequency response approach and based on the desired bandwidth of inner and outer control loops, are presented. Experimental results are reported, which confirm the satisfactory steady-state and transient performances, particularly under highly distorting loads.




Fig. 1. Power stage of a single-phase VSI.

TABLE I  
SYSTEM PARAMETERS

parameter	value
switching frequency, $f_s$	20 kHz
fundamental frequency, $\omega_f$	$2\pi 60$ rad/s
filter inductance, $L$	500 $\mu$ H
filter capacitance, $C$	22 $\mu$ F
ESR of the inductance, $r$	0.2 $\Omega$
dc-link voltage, $V_{dc}$	300 V




Fig. 2. ASM model of VSI.




Fig. 3. Structure of a first-order APF.

## II. SYSTEM MODELING

The power stage of a single-phase VSI, consisting of an insulated-gate bipolar transistor (IGBT) full-bridge configuration followed by an  $LC$  filter, is illustrated in Fig. 1. Throughout this paper, the dc-link voltage is assumed to be constant. This assumption can be simply realized by using a sufficiently large capacitance at the dc link. The system parameters are listed in Table I.

From Fig. 1, the differential equations describing the dynamics of the VSI can be obtained as

$$L \frac{di_L}{dt} = uV_{dc} - v - ri_L \quad (1a)$$

$$C \frac{dv}{dt} = i_C = i_L - i_o \quad (1b)$$

where  $u$  is the control variable.

Based on (1) and considering that the switching frequency is much higher than the fundamental frequency, the average switching model (ASM) of the VSI can be obtained as shown in Fig. 2. Notice that, in the ASM model, the control input  $u$  is replaced by a function (referred to as the modulating signal,  $\tilde{m}$ ) representing its average value over one cycle of the switching frequency.






Fig. 5. Stationary ( $\alpha\beta$ ) reference frame representation of the SRFPI controller.

### C. Stationary Reference Frame Equivalent of SRFPI

Because the voltage loop works in the synchronous reference frame, it is not straightforward to fine tune the control parameters and evaluate the stability of the whole closed-loop system. To overcome this problem, using the technique suggested in [34], the stationary reference frame equivalent of the voltage loop is derived in the sequel, which significantly simplifies the stability analysis and control parameter design.

Fig. 5 illustrates the stationary ( $\alpha\beta$ ) reference frame representation of the SRFPI controller, where  $G_{PI}(s) = K_p + K_i/s$ .

In control system terms, the structure shown in Fig. 5 is a two-input–two-output system, which can be described in the time domain as expressed in

$$\begin{bmatrix} i_{C,\alpha}^*(t) \\ i_{C,\beta}^*(t) \end{bmatrix} = \begin{bmatrix} \cos(\omega_f t) & -\sin(\omega_f t) \\ \sin(\omega_f t) & \cos(\omega_f t) \end{bmatrix} \left\{ \begin{bmatrix} G_{PI}(t) & 0 \\ 0 & G_{PI}(t) \end{bmatrix}_{PI} * \begin{bmatrix} \cos(\omega_f t) & \sin(\omega_f t) \\ -\sin(\omega_f t) & \cos(\omega_f t) \end{bmatrix} \begin{bmatrix} E_\alpha(t) \\ E_\beta(t) \end{bmatrix} \right\} \quad (3)$$

where  $*$  is the convolution operator.

Taking the Laplace transform from both sides of (3) and performing some mathematical manipulations yield

$$\begin{bmatrix} i_{C,\alpha}^*(s) \\ i_{C,\beta}^*(s) \end{bmatrix} = \frac{1}{2} \begin{bmatrix} \begin{pmatrix} G_{PI}(s+j\omega_f) \\ +G_{PI}(s-j\omega_f) \end{pmatrix} & \begin{pmatrix} -jG_{PI}(s+j\omega_f) \\ +jG_{PI}(s-j\omega_f) \end{pmatrix} \\ \begin{pmatrix} +jG_{PI}(s+j\omega_f) \\ -jG_{PI}(s-j\omega_f) \end{pmatrix} & \begin{pmatrix} G_{PI}(s+j\omega_f) \\ +G_{PI}(s-j\omega_f) \end{pmatrix} \end{bmatrix} \begin{bmatrix} E_\alpha(s) \\ E_\beta(s) \end{bmatrix}. \quad (4)$$

Substituting  $G_{PI}(s) = K_p + K_i/s$  into (4) and performing some mathematical simplifications give

$$\begin{bmatrix} i_{C,\alpha}^*(s) \\ i_{C,\beta}^*(s) \end{bmatrix} = \begin{bmatrix} K_P + \frac{K_i s}{s^2 + \omega_f^2} & -\frac{K_i \omega_f}{s^2 + \omega_f^2} \\ \frac{K_i \omega_f}{s^2 + \omega_f^2} & K_P + \frac{K_i s}{s^2 + \omega_f^2} \end{bmatrix} \begin{bmatrix} E_\alpha(s) \\ E_\beta(s) \end{bmatrix}. \quad (5)$$

Finally, by substituting  $E_\beta(s) = ((\omega_f - s)/(\omega_f + s))E_\alpha(s)$  into (5), the transfer function relating the real reference current  $i_{C,\alpha}^*$  to the real voltage error  $E_\alpha$  can be obtained as

$$i_{C,\alpha}^*(s) = \frac{a_3 s^3 + a_2 s^2 + a_1 s + a_0}{s^3 + \omega_f s^2 + \omega_f^2 s + \omega_f^3} E_\alpha(s) = H(s) E_\alpha(s) \quad (6)$$

where  $a_3 = K_P$ ,  $a_2 = K_P \omega_f + K_i$ ,  $a_1 = K_P \omega_f^2 + 2\omega_f K_i$ , and  $a_0 = K_P \omega_f^3 - K_i \omega_f^2$ .

From the control point of view,  $H(s)$  is the stationary reference frame equivalent of the SRFPI. Fig. 6 illustrates the Bode plot of transfer function  $H(s)$  for  $K_P = 0.1$ ,  $K_i = 10$ , and  $\omega_f = 2\pi 60$  rad/s. As expected, the transfer function  $H(s)$  provides a very high gain at the fundamental frequency, which ensures a zero steady-state error at this frequency.

## IV. CONTROLLER PARAMETER DESIGN

### A. Inner Current Control Loop

The simplified model of the inverter with the added inner capacitor current control loop is shown in Fig. 7. Although it is possible to use a PI controller in the inner loop, it introduces undesirable phase delay to the sinusoidal reference and also complicates the controller design. By using a simple proportional controller, the phase delay problem is prevented, and the system analysis and controller design are significantly simplified. Although this needs a high proportional gain to reduce the steady-state error, the voltage-feedforward path in the proposed control scheme solves this problem and reduces the required control effort.

Assuming that the load impedance is  $Z$ , then, in the block diagram of Fig. 7, we can replace  $i_o = v/Z$  and, consequently, obtain the following closed-loop transfer function:

$$G(s) = \frac{i_C}{i_C^*} = \frac{CZKs}{LCZs^2 + (CZ(r+K) + L)s + r}. \quad (7)$$

This clearly shows how the performance of the inner current control loop may be dependent on the load impedance. This effect can be different depending on the converter and controller parameters (values of  $C$ ,  $r$ ,  $L$ , and  $K$ ). The corresponding Bode diagrams for the simple case of  $K = 10$  and under different loading conditions are shown in Fig. 8. As it can be seen, the bandwidth as well as the gain of transfer function  $G(s)$  is a little reduced by increasing the inverter load. In this paper, the controller parameter  $K$  is selected according to the required bandwidth of the inner current control loop. As shown in Fig. 8, the lowest control bandwidth is expected at the nominal load. Thus, in order to guarantee the required bandwidth under all loading conditions,  $K$  should be tuned under nominal or maximum loading conditions. In such conditions and assuming that the expected bandwidth of the capacitor current controller is  $\omega_{bi}$ , then the gain value can be calculated from (7),  $|G(j\omega_{bi})|^2 = 1/2$ , as

$$K = \frac{L + rCZ + \sqrt{2rCZ(RCZ + L) + L^2(2 + C^2Z^2\omega_{bi}^2)}}{CZ}. \quad (8)$$

Ideally, if the bandwidth of  $i_C/i_C^*$  (set by  $K$ ) was infinite, then (7) would become  $i_C/i_C^* \approx 1$ , and therefore, a perfect blocking of load disturbances and an instantaneous dynamic response would be achieved. Whereas this bandwidth can be selected up to the bandwidth limit of the voltage modulator (mainly set by the pulse-width modulation (PWM) frequency), in practice, it is chosen enough lower than the switching frequency to limit the current loop response to the switching noises. A satisfactory compromise is then a bandwidth as high as one-fifth to one-fourth of the switching frequency. Based on this selection criterion and with  $f_s = 20$  kHz, the bandwidth is set as  $\omega_{bi} = 2\pi(0.2 \times 20)$  kHz  $\approx 25$  krad/s, and consequently,  $K$  is determined from (8) to be about 16. Although it is conservative, but to ensure that, under all loading conditions, the bandwidth will not become less than the decided value  $\omega_{bi}$ ,






Fig. 6. Bode plot of transfer function  $H(s)$ .




Fig. 7. Block diagram of inner current control loop.




Fig. 8. Bode plots of  $G(s)$  under (solid line) nominal load, (dashed line) one-fifth of nominal load, and (dotted line) one-tenth of nominal load with  $K = 10$ .

(8) is evaluated for the nominal load. This value for  $K$  will give a bandwidth of 5 kHz (32 krad/s) under no-load condition.

**B. Outer Voltage Control Loop**

Once  $K$  is set by the inner current loop bandwidth criterion, the next step is to tune the parameters of the voltage feedback

loop. Fig. 9 shows the block diagram of the proposed control system and its simplified representation, in which the SRFPI regulator and the inner current control loop are replaced by  $H(s)$  and  $G(s)$ , respectively, and  $v^* = v_\alpha^* = v_d^* \cos(\omega_f t) - v_q^* \sin(\omega_f t)$ .

To investigate the effect of inverter load on the voltage regulation performance, the Bode plots of the open-loop transfer function  $T_{ol}(s) = v/E = H(s)G(s)/Cs$  under nominal load (solid line), one-fifth of nominal load (dashed line), and one-tenth of nominal load (dotted line) are depicted in Fig. 10 for the simple case of  $K = 16$ ,  $K_p = 0.15$ , and  $K_i = 0$ .

From these plots, it can be concluded that, under light loads, the phase margin (PM) and the closed-loop stability are slightly reduced. Physically, under no-load or light-load conditions, the lightly damped characteristic of the output filter can cause a sharp reduction in the open-loop phase and, consequently, reduce the PM. This effect is more considerable when the crossover frequency of the open-loop system is near the resonant frequency of the  $LC$  filter, which holds for our case as both frequencies are around 1.5 kHz. Traditionally, a resistor in series or parallel with the filter capacitor or inductor is used to damp the high-frequency resonances. However, as shown in Fig. 10, the capacitor current loop actively damps the  $LC$  resonance even under light loads and therefore enables an increase in the system bandwidth and avoids instability problems under light loads. According to these explanations, the voltage loop PI controller is designed under light-load conditions. Although it simplifies the analytical analysis, this simplification is conservative and ensures the stability for all inverter operating conditions. When the converter is under light loads ( $Z$  tends toward  $\infty$ ), the transfer function of (7) can be approximated by

$$\frac{i_C}{i_C^*} \cong \frac{K}{LS + r + K} \tag{9}$$





Fig. 9. (a) Block diagram of the proposed control system and (b) its simplified representation.


 Fig. 10. Bode plots of  $T_{ol}(s)$  under (solid line) nominal load, (dashed line) one-fifth of nominal load, and (dotted line) one-tenth of nominal load with  $K = 16$ ,  $K_p = 0.15$ , and  $K_i = 0$ .

From Fig. 9, the open-loop and closed-loop transfer functions of the inverter system under light-load condition can be written as (10) and (11), respectively, shown at the bottom of the page, where  $b = (L\omega_f + r + K)C$ .

The choice of the proportional gain of the PI compensator is a tradeoff between the attainable voltage regulation bandwidth and the control loop stability. In this paper,  $K_p$  is chosen to provide a desired bandwidth of  $\omega_{bv}$  for  $v/v^*$  loop. A robust performance of the control system and a minimum steady-state error will be then ensured by means of proper selection of the integral gain of the compensator. For the sake of simplicity, the following analytical analysis to determine  $K_p$  is based on the assumption that the integral gain  $K_i$  has almost no effect on the voltage regulation dynamics. Zmood and Holmes, for the first time, showed that a promising feature of PI controller implementation in the synchronous reference frame is the al-

most decoupled analysis and design of controller parameters [34]. In this way,  $K_p$  mainly determines that the transient response and the steady-state response at the fundamental frequency are almost specified by  $K_i$ . Indeed, as shown in (5), the stationary reference frame equivalent of the integral term of an SRFPI controller is an ideal resonant term which theoretically affects the system performance in the vicinity of the resonant frequency. Therefore, one can easily conclude that the crossover frequency as well as the dynamic performance is almost unaffected by the integral parameter. Thus, while tuning the proportional gain, we simply assume  $K_i = 0$ . However, when attending the system stability, the effect of  $K_i$  and  $K_p$  will be considered simultaneously. Using the aforementioned assumption,  $H(s)$  will be simplified to  $K_p$ , and the transfer function of the closed-loop system in the frequency domain and under light load is obtained in

$$\frac{v}{v^*} \cong \frac{K_p K}{K_p K - LC\omega^2 + j(r + K)C\omega}. \quad (12)$$

After some simple manipulations on (12), one can find (13) for  $K_p$  to achieve a desired bandwidth of  $\omega_{bv}$

$$K_p = \frac{C\omega_{bv} \left[ \sqrt{2L^2\omega_{bv}^2 + K^2} - L\omega_{bv} \right]}{K}. \quad (13)$$

In inverter applications, the choice of system bandwidth is a compromise between the transient response and the disturbance rejection requirements. In practice and depending on the application requirements, a value in the range of ten times the fundamental frequency and one-tenth the switching frequency may be chosen to get both fast dynamics and switching noise immunity. For the inverter under study, this range is between 600 Hz and 2 kHz, and a value of 1.3 kHz is decided for the control bandwidth which is in the middle of this range. Evaluating (13) at  $\omega_{bv} = 2\pi \times 1.3 \text{ kHz} \approx 8 \text{ krad/s}$  yields  $K_p = 0.15$ . The Bode plots of the closed-loop transfer function  $T_{cl}(s) =$

$$\frac{v}{v^* - v} = \frac{K(a_3 s^3 + a_2 s^2 + a_1 s + a_0)}{LC s^5 + b s^4 + b\omega_f s^3 + b\omega_f^2 s^2 + (r + K)C\omega_f^3 s} \quad (10)$$

$$\frac{v}{v^*} = \frac{K(a_3 s^3 + a_2 s^2 + a_1 s + a_0)}{LC s^5 + b s^4 + (b\omega_f + K a_3) s^3 + (b\omega_f^2 + K a_2) s^2 + ((r + K)C\omega_f^3 + K a_1) s + K a_0} \quad (11)$$




Fig. 11. Bode plots of  $T_{c1}(s)$  under (solid line) nominal load, (dashed line) one-fifth of nominal load, and (dotted line) one-tenth of nominal load with  $K = 16$ ,  $K_p = 0.15$ , and  $K_i = 0$ .

$T_{ol}(s)/(1 + T_{ol}(s))$  under nominal load (solid line), one-fifth of nominal load (dashed line), and one-tenth of nominal load (dotted line) are depicted in Fig. 11 for  $K = 16$ ,  $K_p = 0.15$ , and  $K_i = 0$ . Evidently, the influence of loading condition on the system bandwidth is almost negligible. Thus, it is reasonable to conclude that (13) ensures the decided bandwidth under different loading conditions.

### C. Stability Analysis and Determining the Integrator Gain

From (11), the system characteristic polynomial can be obtained as

$$LCs^5 + bs^4 + (b\omega_f + Ka_3)s^3 + (b\omega_f^2 + Ka_2)s^2 + ((r + K)C\omega_f^3 + Ka_1)s + Ka_0 = 0. \quad (14)$$

Applying the Routh–Hurwitz stability criterion to (14) yields the system stability discriminant as

$$\begin{cases} K > 0 \\ K_p > 0 \\ K_i < K_p \times \omega_f. \end{cases} \quad (15)$$

This establishes an upper bound for  $K_i$  in terms of  $K_p$  (already determined) and  $\omega_f$  (a grid-related constant) which, in our case, is  $K_p\omega_f = 55$ .

After evaluating the system stability, it is important to examine its stability margin from the open-loop transfer function  $T_{ol}(s)$ . The open-loop Bode plots in Fig. 12 show that  $K_i$ , particularly when small, just affects the controller performance in the vicinity of  $\omega_f$  and has almost no influence on the PM.




Fig. 12. Bode plots of  $T_{ol}(s)$  for three different values of  $K_i$ : (solid line) 1, (dashed line) 15, and (dotted line) 30 with  $K = 16$  and  $K_p = 0.15$ .

PMs are about  $80^\circ$  and  $70^\circ$  under nominal and light-load conditions, respectively, which translates to a perfect stability under all loading conditions.

On the other hand, the essence of the controller integral term is to eliminate the steady-state amplitude and phase errors. The open-loop Bode plots of Fig. 12 show how  $K_i$  is responsible for providing a high gain at the fundamental frequency  $\omega_f$ . Ideally, the inverter control system can only track a sinusoidal reference with zero steady-state error, if the  $T_{ol}(s)$  has a peak with infinite magnitude at  $\omega_f$ . Based on this analysis,  $K_i$  should be chosen as high as possible, regarding the stability limitation  $K_i < K_p\omega_f$ , to essentially remove the steady-state error. On the other hand, the integral gain should be minimized to ensure that the integral term does not affect other frequencies. Practically, this gain is selected enough lower than the stability criterion and may be oversized in applications where variations of the fundamental frequency are expected, which may happen in the case of parallel-connected inverters in stand-alone ac systems. Accordingly, in our work,  $K_i$  is chosen to be 30, which is almost in the middle of its stable range ( $k_i < 55$ ).

### D. Harmonic Impedance

Harmonic impedance is an effective criterion to assess the effect of harmonic load currents on the output voltage distortion. To limit the voltage distortion caused by harmonic currents, the harmonic impedance should be ideally zero so that the parameters of the voltage loop compensator should be selected to have the lowest possible harmonic impedance, particularly at low frequencies. From Fig. 9(a), the transfer function of the harmonic impedance can be derived as (16), shown at the bottom of the page, where  $d = L\omega_f + r$ .

$$Z_o(s) = \frac{v}{i_o} = \frac{Ls^4 + ds^3 + d\omega_f s^2 + d\omega_f^2 s + r\omega^3}{LCs^5 + bs^4 + (b\omega_f + Ka_3)s^3 + (b\omega_f^2 + Ka_2)s^2 + ((r + K)C\omega_f^3 + Ka_1)s + Ka_0} \quad (16)$$




Fig. 13. Variation of harmonic impedance for three different values of  $K_p$ : (solid line) 0.01, (dashed line) 0.05, and (dotted line) 0.15.




Fig. 14. Suggested control scheme with a multiresonant HC.

Fig. 13 compares the effects of  $K_p$  on the harmonic impedance magnitude and phase. Clearly, the magnitude of harmonic impedance and, consequently, the inverter harmonic voltage distortion decreases as  $K_p$  increases. In our work, a value of  $K_p = 0.15$  is already chosen based on the bandwidth selection of the voltage loop. This gain effectively damps the resonant peak as shown in Fig. 10. However, the attenuation at high-amplitude low-order harmonics may not be adequate, especially under highly distorted load conditions. To overcome this problem, a multiresonant HC can be added to the suggested control scheme as depicted in Fig. 14. The transfer function of the HC is

$$\text{HC}(s) = \sum_{n=3,5,\dots,h} \frac{k_n s}{s^2 + (n\omega_f)^2} \quad (17)$$

where  $k_n$  is the integrator gain for the  $n$ th harmonic component and  $h$  is the highest harmonic order that needs to be attenuated.

In order to better visualize the effect of the added multiresonant HC, the Bode magnitude plots of the inverter harmonic impedance with and without using the HC are compared in Fig. 15 for  $k_p = 0.15$ . The dashed line indicates the harmonic impedance with using the HC (including three modules tuned at the third, fifth, and seventh harmonic frequencies), and the solid line indicates the harmonic impedance without using the HC. It




Fig. 15. Bode magnitude plots of the inverter harmonic impedance (dashed line) with and (solid line) without using the HC for  $k_p = 0.15$ .

can be observed that the HC results in notches in the frequency response at the concerned frequencies. As a consequence, using the multiresonant HC, the inverter output voltage harmonic distortion is significantly reduced.

The number of harmonic integrators in the HC depends on the load characteristics and also the application where the inverter is used. In this paper, an HC including three modules tuned at the third, fifth, and seventh harmonic frequencies is suggested, since they are the most dominant harmonic components in the load current. It is worth mentioning that the added resonant compensators have a very negligible effect on the dynamic performance of the inverter, since they only respond to the frequencies around their resonant frequencies.

### E. Effect of Control Delay

Digital control systems impose an additional time delay in the control loop. This delay corresponds to the digital sampling, program computation time, and PWM register update and results in one or two PWM period delays in digital execution of the control algorithm.

A time delay of  $T_d$  in the Laplace domain is described as  $e^{-T_d s}$  which, in the frequency domain, becomes

$$|e^{-j\omega T_d}| = 1 \quad (18a)$$

$$\angle e^{-j\omega T_d} = -\omega T_d. \quad (18b)$$

Thus, the control delay does not affect the magnitude of the system transfer functions; however, it introduces roll-off in the phase. In systems with limited PM, this extra loop phase lag may degrade the control performance or even cause instability. Replacing the crossover frequency of the open-loop system  $\omega_c$ , in (18b), it is convenient to determine how much the PM is reduced when a time delay of  $T_d$  contributes to the control loop

$$\Delta \text{PM} = -\omega_c T_d. \quad (19)$$

Although it is not convenient to include the effect of control delay in the system modeling and control design, it is necessary to check the system stability in the presence of delays in the






Fig. 16. Bode plots of  $T_{cl}(s)$  under nominal load for (solid line) suggested control, (dashed line) without voltage-feedforward path, and (dotted line) without inner current loop.

system. In our work,  $\omega_c \approx 5.6$  krad/s which means that, for one and two switching period delays, the new PMs are  $65^\circ$  and  $50^\circ$ , respectively. The reduced PM is still adequate to ensure the system stability and avoid the oscillatory response.

F. Efficiency of the Proposed Control Structure

Fig. 16 shows the Bode plots of  $T_{cl}(s)$  under nominal load for suggested control (solid line), without voltage-feedforward path (dashed line), and without inner current loop (dotted line). These plots show how efficiently the output voltage feedforward reduces the steady-state error and how the inner current control loop eliminates the resonant and increases the converter stability.

G. Effect of Parameter Uncertainty

In practice, the parameters of the  $LC$  filter may not be exact or may vary as a consequence of varying operating conditions and aging. The performance of the control system, in terms of the PM and the control bandwidth, considering mismatches in the  $L$  and  $C$  values, is investigated, and the results are depicted in Fig. 17. Clearly, over a wide range of parameter mismatch, the variation of the PM, as a reliable stability measure, is insignificant, and the closed-loop system is far from instability. Fig. 17(b) shows that the  $\omega_{bv}$  mainly remains unchanged with inductance variations; however, the capacitance uncertainties lead to large bandwidth variations. In particular, high positive values of  $\Delta C$  limit the bandwidth and may deteriorate the dynamic performance.

V. PERFORMANCE EVALUATION

To confirm the effectiveness of the proposed control strategy, a single-phase inverter system was set up, consisting of a high-power dc source, a full-bridge IGBT intelligent power module, an  $LC$  filter, gate drives, and sensors. The control algorithm was implemented in TMSF28335 floating point digital signal




Fig. 17. Effect of  $L$  and  $C$  mismatches (in percent) on (a) PM and (b) closed-loop control bandwidth.




Fig. 18. Steady-state waveforms under nominal resistive load ( $R = 8 \Omega$ ): Ch1 denotes the output voltage (100 V/div), Ch2 denotes the load current (20 A/div), and Ch3 denotes the tracking error (10 V/div).

controller from Texas Instruments. In principle, the proposed control scheme requires only one current sensor to measure the capacitor current. However, to include the overcurrent protection as an industrial feature to the developed inverter system, a relatively low cost current sensor is also utilized for the inductor current. The nominal power, frequency, and voltage of the experimental prototype are 2 kVA, 60 Hz, and 120 V<sub>rms</sub>, respectively, and other parameters can be found in Table I. Measurements are done at 20 ksamples/s. To avoid noises at switching instants, all signals are sampled in the middle of each PWM period.

In the first study, the steady-state performance under the nominal resistive load is investigated. The output voltage and




Fig. 19. Steady-state waveforms under *LC* load: Ch1 denotes the output voltage (100 V/div), Ch2 denotes the load current (4 A/div), and Ch3 denotes the tracking error (10 V/div).



Fig. 22. Steady-state waveforms under a highly distorting load without using the HC: Ch1 denotes the output voltage (100 V/div), Ch2 denotes the load current (20 A/div), and Ch3 denotes the tracking error (10 V/div).




Fig. 20. Transient waveforms in response to no load to nominal resistive load step change: Ch1 denotes the output voltage (100 V/div), Ch2 denotes the load current (20 A/div), and Ch3 denotes the tracking error (10 V/div).




Fig. 23. Steady-state waveforms under a highly distorting load with using the HC: Ch1 denotes the output voltage (100 V/div), Ch2 denotes the load current (20 A/div), and Ch3 denotes the tracking error (10 V/div).




Fig. 21. Transient waveforms in response to  $-50\%$  step change of reference voltage amplitude: Ch1 denotes the output voltage (100 V/div), Ch2 denotes the load current (20 A/div), and Ch3 denotes the tracking error (20 V/div).

current as well as the tracking error waveforms are shown in Fig. 18, where the excellent reference tracking with the successful elimination of the steady-state error is obvious.

In the following, the tracking performance under an *LC*-type load with no resistor in the circuit is also studied. It is the worst

case with a high-order linear load where the lack of damping may cause oscillations or even instability. The parameters of load are selected such that the load self-resonant frequency lies within the control bandwidth. The results are shown in Fig. 19. Due to the waveform regulation of the capacitor current, a stable operation is achieved.

In another study, the transient performance for a load step from no load to the nominal resistive load is considered. Fig. 20 depicts that the current regulator dynamic is very fast. The output voltage recovers in less than 1 ms, while it undergoes very little variations during the transient.

Fig. 21 shows the inverter system response to a  $-50\%$  step change of command voltage under nominal resistive load. Due to the excellent performance of the voltage regulator loop, the phase and amplitude errors are removed in about a cycle.

As a worst case operation, the performance of the proposed control scheme has been tested in the presence of a highly distorting load consisting of a diode rectifier bridge feeding a  $500\text{-}\mu\text{F}$  capacitor in parallel with a  $30\text{-}\Omega$  resistor. The converter current is highly distorted with sharp spikes and zero periods, as shown in Fig. 22. Nevertheless, the load voltage remains sinusoidal (THD = 3.18%) with only a small

TABLE II  
PERFORMANCE COMPARISON UNDER DIFFERENT LOADS

Load type	$i_o$ (Arms)	Proposed technique		Conventional technique	
		THDv (%)	Peak Error (%)	THDv (%)	Peak Error (%)
No load	0	0.21	0.5	0.2	5
Nominal resistive load	15	0.2	0.5	0.2	5.5
LC load	1	0.21	0.5	0.2	5
Highly nonlinear load (without HC)	11	1.68 (3.18)	3 (4.5)	3.11	7.5

distortion observable when the rectifier diodes start conducting. This promising behavior is a consequence of providing enough control bandwidth (about 1.3 kHz). As shown in Fig. 23, the output voltage quality can be more improved by using the harmonic compensation network including three modules tuned at the third, fifth, and seventh harmonic frequencies. In this case, total harmonic distortion (THD) is reduced to 1.89%. For performance comparison, another commonly adopted capacitor current-regulated voltage-controlled strategy is implemented on the same experimental rig. The conventional technique uses stationary reference frame proportional controllers for both voltage and current control loops [26], [35]. For the sake of fair comparison, the voltage decoupling feedforward is also added to the conventional scheme. The gains of the inner current and output voltage control loops are chosen such that the same bandwidth as the proposed technique is achieved. This selection provides a PM of about  $75^\circ$ . As the proposed technique, the conventional strategy also benefits from the voltage variation prediction provided by the capacitor current feedback and consequently offers a very fast dynamic response. The qualities of the sinusoidal voltage waveforms in terms of THD and the steady-state error between the output voltage and its reference for different test cases are compared in Table II. Both techniques can supply different load types with negligible harmonic distortions in the generated voltage; however, owing to the HC block, the proposed technique produced an output voltage with lower harmonic contents than the voltage produced by the conventional technique under a highly nonlinear load. The comparative performance results under identical loads clearly demonstrate that significant improvements in the voltage tracking performance can be achieved using the proposed control technique.

## VI. CONCLUSION

This paper has proposed an SRFPI controller to regulate the instantaneous output voltage of the single-phase inverter in stand-alone mode, which guarantees zero steady-state error at the fundamental frequency. Moreover, an inner capacitor current regulating loop brings active damping and improves both transient and steady-state performances. A voltage-feedforward path boosts the system robustness. A multiresonant HC actively prevents the low-order harmonic currents to distort the inverter output voltage. The single-phase equivalent of the SRFPI regulator was provided, which significantly simplifies controller design and stability analysis. Based on this model, a step-by-step design procedure with consideration of the practical implementation aspects has been suggested. The performance of the proposed control strategy has been confirmed through extensive experiments.

## REFERENCES

- [1] R. J. Wai, C. Y. Lin, Y. C. Huang, and Y. R. Chang, "Design of high-performance stand-alone and grid-connected inverter for distributed generation applications," *IEEE Trans. Ind. Electron.*, vol. 60, no. 4, pp. 1542–1555, Apr. 2013.
- [2] C. G. C. Branco, R. P. Torrico-Bascope, C. M. T. Cruz, and F. K. de A. Lima, "Proposal of three-phase high-frequency transformer isolation UPS topologies for distributed generation applications," *IEEE Trans. Ind. Electron.*, vol. 60, no. 4, pp. 1520–1531, Apr. 2013.
- [3] C. Trujillo, D. Velasco, G. Garcera, E. Figueres, and J. Guacaneme, "Reconfigurable control scheme for a PV microinverter working in both grid-connected and island modes," *IEEE Trans. Ind. Electron.*, vol. 60, no. 4, pp. 1582–1595, Apr. 2013.
- [4] W. Sinsukthavorn, E. Ortjohann, A. Mohd, N. Hamsic, and D. Morton, "Control strategy for three-/four-wire-inverter-based distributed generation," *IEEE Trans. Ind. Electron.*, vol. 59, no. 10, pp. 3890–3899, Oct. 2012.
- [5] Y. Y. Tzou, R. S. Ou, S. L. Jung, and M. Y. Chnag, "High-performance programmable AC power source with low harmonic distortion using DSP based repetitive control technique," *IEEE Trans. Power Electron.*, vol. 12, no. 4, pp. 715–725, Jul. 1997.
- [6] K. Zhou, K. Low, D. Wang, F. Luo, B. Zhang, and Y. Wang, "Zero-phase odd-harmonic repetitive controller for a single-phase PWM inverter," *IEEE Trans. Power Electron.*, vol. 21, no. 1, pp. 193–201, Jan. 2006.
- [7] K. Zhang, Y. Kang, J. Xiong, and J. Chen, "Direct repetitive control of SPWM inverter for UPS purpose," *IEEE Trans. Power Electron.*, vol. 18, no. 3, pp. 784–792, May 2003.
- [8] R. Ortega, G. Garcera, E. Figueres, O. Carranza, and C. L. Trujillo, "Design and application of a two degrees of freedom control with a repetitive controller in a single phase inverter," in *Proc. IEEE ISIE*, Jun. 2011, pp. 1441–1446.
- [9] T. Fujii and T. Yokoyama, "FPGA based deadbeat control with disturbance compensator for single-phase PWM inverter," in *Proc. IEEE Power Electron. Spec. Conf.*, 2006, pp. 1–6.
- [10] S. Buso, S. Fasolo, and P. Mattavelli, "Uninterruptible power supply multiloop control employing digital predictive voltage and current regulators," *IEEE Trans. Ind. Appl.*, vol. 37, no. 6, pp. 1846–1854, Nov./Dec. 2001.
- [11] P. Mattavelli, "An improved deadbeat control for UPS using disturbance observers," *IEEE Trans. Ind. Electron.*, vol. 52, no. 1, pp. 206–212, Feb. 2005.
- [12] A. Abrishamifar, A. A. Ahmad, and M. Mohamadian, "Fixed switching frequency sliding mode control for single-phase unipolar inverters," *IEEE Trans. Power Electron.*, vol. 27, no. 5, pp. 2507–2514, May 2012.
- [13] H. Komurcugil, "Rotating-sliding-line-based sliding-mode control for single-phase UPS inverters," *IEEE Trans. Ind. Electron.*, vol. 59, no. 10, pp. 3719–3726, Oct. 2012.
- [14] T. L. Tai and J. S. Chen, "UPS inverter design using discrete-time sliding mode control scheme," *IEEE Trans. Ind. Electron.*, vol. 49, no. 1, pp. 67–75, Feb. 2002.
- [15] O. Kukrer, H. Komurcugil, and A. Doganalp, "A three-level hysteresis function approach to the sliding-mode control of single-phase UPS inverters," *IEEE Trans. Ind. Electron.*, vol. 56, no. 9, pp. 3477–3486, Sep. 2009.
- [16] G. Bonan, O. Mano, L. F. A. Pereira, and D. F. Coutinho, "Robust control design of multiple resonant controllers for sinusoidal tracking and harmonic rejection in uninterruptible power supplies," in *Proc. IEEE ISIE*, Jul. 2010, pp. 303–308.
- [17] S. A. Khajehodini, M. Karimi-Ghartemani, P. K. Jain, and A. Bakhshai, "A resonant controller with high structural robustness for fixed-point digital implementations," *IEEE Trans. Power Electron.*, vol. 27, no. 7, pp. 3352–3362, Jul. 2012.
- [18] K. Zhou and Y. Yang, "Phase compensation multiple resonant control of single-phase PWM inverter," in *Proc. IEEE ISIE*, May 2012, pp. 453–457.



- [19] B. Bahrani, A. Rufer, S. Kenzelmann, and L. Lopes, "Vector control of single-phase voltage source converters based on fictive axis emulation," *IEEE Trans. Ind. Appl.*, vol. 47, no. 2, pp. 831–840, Mar./Apr. 2011.
- [20] M. J. Ryan and R. D. Lorenz, "A synchronous-frame controller for a single-phase sine wave inverter," in *Proc. IEEE APEC*, Feb. 1997, pp. 813–819.
- [21] A. Roshan, R. Burgos, A. C. Baisden, F. Wang, and D. Boroyevich, "A D-Q frame controller for a full-bridge single phase inverter used in small distributed power generation systems," in *Proc. IEEE APEC*, Feb. 2007, pp. 641–647.
- [22] D. Dong, T. Thacker, R. Burgos, F. Wang, and D. Boroyevich, "On zero steady-state error voltage control of single-phase PWM inverters with different load types," *IEEE Trans. Power Electron.*, vol. 26, no. 11, pp. 3285–3297, Nov. 2011.
- [23] M. J. Ryan, W. E. Brumsickle, and R. D. Lorenz, "Control topology options for single-phase UPS inverters," *IEEE Trans. Ind. Appl.*, vol. 33, no. 2, pp. 493–501, Mar./Apr. 1997.
- [24] S. Xu, J. Wang, and J. Xu, "A current decoupling parallel control strategy of single-phase inverter with voltage and current dual closed-loop feedback," *IEEE Trans. Ind. Electron.*, vol. 60, no. 4, pp. 1306–1313, Apr. 2013.
- [25] D. Dong, T. Thacker, I. Cvetkovic, R. Burgos, D. Boroyevich, F. F. Wang, and G. Skutt, "Modes of operation and system-level control of single-phase bidirectional PWM converter for microgrid systems," *IEEE Trans. Smart Grid*, vol. 3, no. 1, pp. 93–104, Mar. 2012.
- [26] N. M. Abdel-Rahim and J. E. Quaicoe, "Analysis and design of a multiple feedback loop control strategy for single-phase voltage-source UPS inverters," *IEEE Trans. Power Electron.*, vol. 11, no. 4, pp. 532–541, Jul. 1996.
- [27] P. C. Loh, M. J. Newman, D. N. Zmood, and D. G. Holmes, "Improved transient and steady state voltage regulation for single and three phase uninterruptible power supplies," in *Proc. 32nd Annu. IEEE Power Electron. Spec. Conf.*, 2001, pp. 498–503.
- [28] Z. Yao, L. Xiao, and Y. Yan, "Seamless transfer of single-phase grid-interactive inverters between grid-connected and stand-alone modes," *IEEE Trans. Power Electron.*, vol. 25, no. 6, pp. 1597–1603, Jun. 2010.
- [29] R. Zhang, M. Cardinal, P. Szczesny, and M. Dame, "A grid simulator with control of single-phase power converters in D-Q rotating frame," in *Proc. IEEE Power Electron. Spec. Conf.*, 2002, pp. 1431–1436.
- [30] M. Saitou and T. Shimizu, "Generalized theory of instantaneous active and reactive powers in single-phase circuits based on Hilbert transform," in *Proc. 33rd Annu. IEEE PESC*, Jun. 2002, pp. 1419–1424.
- [31] M. Ciobotaru, R. Teodorescu, and F. Blaabjerg, "A new single-phase PLL structure based on second order generalized integrator," in *Proc. 37th IEEE PESC*, Jun. 2006, pp. 1–6.
- [32] K. De Brabandere, T. Loix, K. Engelen, B. Bolsens, J. Van den Keybus, J. Driesen, and R. Belmans, "Design and operation of a phase-locked loop with Kalman estimator-based filter for single-phase applications," in *Proc. IEEE Ind. Electron. Soc. Conf.*, 2006, pp. 525–530.
- [33] R. Y. Kim, S. Y. Choi, and I. Y. Suh, "Instantaneous control of average power for grid tie inverter using single phase D-Q rotating frame with all pass filter," in *Proc. IEEE Annu. Conf. Ind. Electron. Soc.*, Nov. 2004, pp. 274–279.
- [34] D. N. Zmood and D. G. Holmes, "Stationary frame current regulation of PWM inverters with zero-steady-state error," *IEEE Trans. Power Electron.*, vol. 18, no. 3, pp. 814–822, May 2003.
- [35] Y. Li, M. Vilathgamuwa, and P. C. Loh, "Design, analysis, and real-time testing of a controller for multibus microgrid system," *IEEE Trans. Power Electron.*, vol. 19, no. 5, pp. 1195–1204, Sep. 2004.



**Mohammad Monfared** (S'07–M'10) received the B.Sc. degree in electrical engineering from Ferdowsi University of Mashhad, Mashhad, Iran, in 2004 and the M.Sc. and Ph.D. degrees (both with honors) in electrical engineering from Amirkabir University of Technology, Tehran, Iran, in 2006 and 2010, respectively.

He is currently an Assistant Professor with Ferdowsi University of Mashhad. His research interests include power electronics, motor drives, renewable energy systems, energy conversion, and control

and applications.



**Saeed Golestan** (M'11) received the B.Sc. degree in electrical engineering from Shahid Chamran University of Ahvaz, Ahvaz, Iran, in 2006 and the M.Sc. degree in electrical engineering from Amirkabir University of Technology, Tehran, Iran, in 2009.

He is currently a Lecturer with the Department of Electrical Engineering, Islamic Azad University–Abadan Branch, Abadan, Iran. His research interests include power quality and distributed generation systems.



**Josep M. Guerrero** (S'01–M'04–SM'08) was born in Barcelona, Spain, in 1973. He received the B.S. degree in telecommunications engineering, the M.S. degree in electronics engineering, and the Ph.D. degree in power electronics from the Polytechnic University of Catalonia, Barcelona, Spain, in 1997, 2000, and 2003, respectively.

He was an Associate Professor with the Department of Automatic Control Systems and Computer Engineering, Polytechnic University of Catalonia, where he currently teaches courses on digital signal

processing, field-programmable gate arrays, microprocessors, and renewable energy. Since 2004, he has been responsible for the Renewable Energy Laboratory, Escola Industrial de Barcelona, Polytechnic University of Catalonia. He has been a Visiting Professor with Zhejiang University, Hangzhou, China, and The University of Cergy-Pontoise, Cergy-Pontoise, France. In 2012, he was the Guest Professor Chair with Nanjing University of Aeronautics and Astronautics, Nanjing, China. Since 2011, he has been a Full Professor of microgrids with the Department of Energy Technology, Aalborg University, Aalborg East, Denmark, where he is responsible for the microgrid research program. His research interests are oriented to different microgrid aspects, including power electronics, distributed energy storage systems, hierarchical and cooperative control and energy management systems, and optimization of microgrids and islanded minigrids.

Dr. Guerrero is an Associate Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS, IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, and *IEEE Industrial Electronics Magazine*. He has been a Guest Editor of the IEEE TRANSACTIONS ON POWER ELECTRONICS Special Issues on Power Electronics for Wind Energy Conversion and Power Electronics for Microgrids and the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS Special Sections on Uninterruptible Power Supply Systems, Renewable Energy Systems, Distributed Generation and Microgrids, and Industrial Applications and Implementation Issues of the Kalman Filter. He currently chairs the Renewable Energy Systems Technical Committee of the IEEE Industrial Electronics Society.