

A Fully-Integrated Digital LDO with Coarse-Fine-Tuning and Burst-Mode Operation

Mo Huang, *Member, IEEE*, Yan Lu, *Member, IEEE*, Sai-Weng Sin, *Senior Member, IEEE*, Seng-Pan U, *Fellow, IEEE*, and Rui P. Martins, *Fellow, IEEE*

Abstract—Digital low dropout regulator (D-LDO) has drawn significant attention recently for its low-voltage operation and process-scalability. However, the tradeoff between current efficiency and transient response speed has limited its applications. In this work, a coarse-fine-tuning (CFT) technique with burst-mode operation is proposed to the D-LDO. Once the voltage undershoot/overshoot is detected, the coarse-tuning quickly finds out the coarse control word in which the load current should be located, with large power MOS strength and high sampling frequency for a fixed time. Then, the fine-tuning, with reduced power MOS strength and sampling frequency, regulates the D-LDO to the desired output voltage, and takes over the steady-state operation for high accuracy and current efficiency. The proposed D-LDO is verified in a 65-nm CMOS process with 0.01-mm² active area. The measured voltage undershoot and overshoot are 55 and 47 mV, respectively, with load steps of 2 to 100-mA with 20-ns edge time. The quiescent current is 82 μ A, with 0.43-ps figure-of-merit (FOM) achieved. And the reference tracking speed is 1.5 V/ μ s.

Index Terms—Low dropout regulator (LDO), digital control, energy efficient digital, fast transient, coarse-fine-tuning (CFT), burst-mode, dynamic voltage scaling (DVS).

I. INTRODUCTION

TO achieve a high accuracy and high efficiency power management solution for a system-on-chip (SoC) as shown in Fig. 1(a), low dropout regulators (LDOs) are widely used as the post-regulators following the DC-DC converters. Analog LDO (A-LDO) can achieve fast transient response and good ripple immunity at high input voltages, 1.2 V for example [1]. However, for energy-efficient systems, the input voltage of an LDO might go down to 0.6 V, at which the error amplifier in the conventional A-LDO may be difficult to design [2]. The

Manuscript received August 08, 2015; revised November 05, 2015 and December 21, 2015; accepted December 29, 2015. This work was financially supported by Macao Science & Technology Development Fund (FDCT) 122/2014/A3 and SKL/AMS-VLSI/11-Y3, and Research Grants of University of Macau. This paper was recommended by Associate Editor A. Fayed.

M. Huang and Y. Lu are with the State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China. (E-mails: moorehuang@outlook.com; yanlu@umac.mo).

S.-W. Sin and S.-P. U are with the State Key Laboratory of Analog and Mixed-Signal VLSI and FST-ECE, University of Macau, Macao, China.

R. P. Martins is with the State Key Laboratory of Analog and Mixed-Signal VLSI and FST-ECE, University of Macau, Macao, China, on leave from Instituto Superior Técnico, Universidade de Lisboa, Portugal.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier




Fig. 1. (a) An energy-efficient low-voltage power management solution for SoC, and (b) a simplified block diagram of the conventional D-LDO.

digital LDO (D-LDO), on the other hand, draws significant attention for its low-input voltage and process scalability.

The D-LDO was firstly brought out in [2]. As shown in Fig. 1(b), it consists of a comparator, a serial-in, parallel-out, bi-directional shift register (S/R), and a PMOS array acting as the power transistors. The comparator is used to sense the difference between the output voltage V_{OUT} and the reference voltage V_{REF} , whilst the S/R plays a role of an integrator to minimize the loop steady-state error. Nonetheless, since only one PMOS is turned on/off per clock cycle for the S/R operation, the transient speed of this D-LDO is mainly determined by its sampling frequency F_s . Increasing F_s leads to faster transient response, but larger steady-state power consumption. As such, improving the transient speed and current efficiency simultaneously is highly favored.

Several previous works have been proposed to tackle this issue [3]-[7]. A linear resistance scaling PMOS array with reduced levels was used in [3], but the 1-GHz sampling clock for fast transient sacrifices the quiescent current. A scheme of $\times 4$ counting at each sampling clock was employed when an undershoot/overshoot was detected in both [4] and [5], while a fast sampling clock is still necessary for maintaining fast transient response. A binary weighted PMOS array and a gated voltage controlled oscillator were employed in [6], and improved the transient speed to a certain extent. A unit gain frequency extension technique was applied in [7] with a digital filter and an 8-bit analog-to-digital converter, which increased the power consumption. Asynchronous circuits ([8] and [9]) were introduced to advance the tradeoff of the synchronous D-LDOs. However, the inherent sensitivity to PVT variations limits its applications [5]. An improved transient response was achieved in [10] with reduced dynamic stability, but only demonstrated at the relatively low current cases.




Fig. 3. (a) Block diagram of the proposed D-LDO, and schematics of (b) the clocked comparator with latch and (c) the shift register.




Fig. 2. Transient response of the D-LDO with the proposed schemes.

In this work, a wide load range D-LDO with coarse-fine tuning (CFT) and burst-mode techniques has been proposed for fast transient response and low quiescent current. This paper is organized as follows. The principles of the proposed techniques are discussed in Section II. Then, the circuit implementations and design considerations are presented in Section III. Section IV gives the measurement results, and a conclusion is drawn in Section V.

II. PRINCIPLES OF THE CFT AND BURST-MODE OPERATION

In this work, the PMOS array is divided into the coarse and fine sections, where the unit PMOS in the coarse section provides N times current of that in the fine one. These two sections are controlled by independent S/Rs, with the control words CRS and $FINE$ indicating the respective numbers of PMOS to be turned off. The combined control word $COMB$, corresponding to the overall output current, is thus defined as:

$$COMB = N \times CRS + FINE. \quad (1)$$

The operation principle of the proposed D-LDO is depicted as in Fig. 2. In steady state, the D-LDO works at the fine-tuning mode, with a small PMOS strength and low F_s . When the variation on V_{OUT} exceeds overshoot or undershoot detection boundaries (V_{REF_H} or V_{REF_L}) under certain disturbances, the coarse-tuning will be triggered, where the coarse section takes over the D-LDO with $FINE$ held constant. In this scenario, $COMB$ shifts N -unit in each clock cycle, comparing to the 1-unit shifting in fine-tuning (as the gray curves in Fig. 2). This boosts the open loop gain of the D-LDO, allowing it to be

quickly regulated to a status that is close to the desired value. For further improvement, a higher F_s is employed in the coarse-tuning as well. These operations prevent a large overshoot or undershoot on V_{OUT} and thus significantly improve transient response.

To simplify the control and remove the external freeze signal required in [8], the coarse-tuning will only last for a fixed ΔT_1 duration, which is regarded as a burst-mode operation. After ΔT_1 , the coarse-tuning is disabled while the fine-tuning is re-activated. Then, only $FINE$ is shifting at a lower F_s . With a reduced speed but higher accuracy, this allows the D-LDO to be regulated to V_{REF} with a desired load current.

For the quiescent current, it is evident that the D-LDO will consume larger power in the coarse-tuning because of the higher F_s . However, the coarse-tuning is activated for a short time with the burst-mode, which only occupies a very small fraction of the D-LDO working time in most scenarios. Thus, the power overhead of the proposed D-LDO is negligible.

Therefore, with the proposed schemes, the D-LDO can achieve fast transient response and low quiescent current simultaneously.

III. IMPLEMENTATIONS AND DESIGN CONSIDERATIONS

A. Architecture

Fig. 3(a) shows the block diagram of the proposed D-LDO. As discussed above, the PMOS array consists of the coarse and fine sections, driven by their corresponding S/Rs. Both of the S/Rs are controlled by the comparator CMP₁, which senses the difference between V_{OUT} and V_{REF} and outputs a control signal CMP_{OUT} . To extend the load current range, the coarse PMOS array is designed to be with 64 power transistors. The unit size of the coarse PMOS is designed to be 16 times of that of the fine PMOS for the loop gain boosting. To cover the current gap between two adjacent CRS can provide, the fine PMOS array is designed with 32 units with sufficient margin.

For the undershoot/overshoot detection, a peak detector is implemented with two comparators (CMP₂ and CMP₃) and an exclusive-OR (XOR) gate, which outputs “1” if V_{OUT} is not within the range between V_{REF_H} and V_{REF_L} . All V_{REF_H} , V_{REF_L} and V_{REF} come from the same resistor ladder, such that V_{REF_H} , V_{REF_L} will follow V_{REF} during dynamic voltage scaling (DVS).

The output of the peak detector is fed to a control logic block that generates a mode selection signal MOD to determine whether the D-LDO operates in coarse- or fine-tuning mode. A




Fig. 4. Transient waveforms of the D-LDO (a) without and (b) with regulation compensation when the fine-tuning range reaches its limit.




Fig. 5 (a) Small signal model, and (b) root locus of the proposed D-LDO.

fast clock $CLK_{FAST} = 500$ MHz is applied to the coarse-tuning S/R, whilst a slow clock $CLK_{SLOW} = 50$ MHz for the fine-tuning S/R. These clocks are typically available for an SoC application. The coarse and fine S/Rs are clock gated by the multiplexers MUX_1 and MUX_2 respectively, which save the quiescent current in both modes, especially in the fine-tuning mode in steady-state. To allow a possible full range CRS change during coarse-tuning with sufficient margin, ΔT_1 is designed to be 128 times of the fast clock cycle ($\Delta T_1 = 256$ ns).

B. Comparators and Shift Registers

The schematic of the clocked comparators is given in Fig. 3(b), in which no DC bias current is needed. A latch following the first-stage restores the output signal. When the CLK signal is low, the internal nodes will be pre-charged to high while the latch output keeps unchanged; when the CLK turns high, the comparison will be performed. Thus, dynamic current only exists during the transition periods. Since all the transistors in the clocked comparator will be fully turned on or off, this topology can operate at low supply voltage.

The simplified schematic of the bi-directional S/R is presented in Fig. 3(c), which consists of D-type flip-flops (DFFs) and multiplexers. When CMP_{OUT} is high, all the bits are shifted to the right by one count at the rising edge of the sampling clock, and vice versa. Accordingly, the number of the turned off PMOS will be increased or decreased by one.

C. Regulation Compensation

The CFT technique would give rise to the degraded DC regulation, as intuitively shown in Fig. 4(a). It is possible that the coarse-tuning ends up with a nearby CRS , rather than the exactly required one, for the desired load current. Then, the $FINE$ may fail to make up for the gap between these two CRS . And thus, the DC level of V_{OUT} will deviate from V_{REF} to compensate this gap, degrading the output accuracy.

To address this issue, a regulation compensation technique as in Fig. 3(a) is implemented by de-freezing the CRS without

coarse-tuning once a carry operation is detected. The transient waveforms with this technique are given in Fig. 4(b). Once $FINE$ reaches its upper/lower limits (32/0 in this design), a $COMP$ pulse is generated to activate a carry in/out operation in the CRS , whilst a UP signal to indicate whether carry in or out takes place in the coarse S/R. Meanwhile, $FINE$ is set to maintain a seamless transition for this carry operation. With the aid of this regulation compensation, the load current accommodation range of fine-tuning is enlarged, and thus the D-LDO is capable of providing the desired load current without reactivating the burst-mode.

D. Guard-Period

The small signal model of the proposed D-LDO is shown in Fig. 5(a), which is composed by a sampled comparator, a shift register, and a 1st-order plant driven by a zero-order-hold (ZOH), representing the continuous time plant consisting of the PMOS array and the load. Due to the synchronous sampling in the comparator and the shift register, a z^{-1} is used to model the delay between these two components. The open loop transfer function of this model $G(z)$ is written as [10]:

$$G(z) \propto \frac{K}{(z-1)(z-e^{-T_s/\tau})}, \quad (2)$$

where K is the loop DC gain, τ is the time constant of the output pole, and T_s is the sampling period. The root loci of this system can be plotted in Fig. 5(b).

The root loci cross the unit circle where $K = K_1$. For $0 < K < K_1$, all the roots are inside the unit circle, and thus the system is asymptotically stable. At the crossing point, limit cycle oscillation (LCO) occurs. For this system, since the root position tends to move into the unit circle when K decreases, the amplitudes of the signals grow when the system becomes stable, and diminish when unstable [11]. This leads to a stable LCO, and thus a stable system [12]. The frequency and amplitude of the LCO can be calculated using the describing function method in [13].

Based on the calculation derived in [14], large LCO will be incited in the coarse-tuning, which might cause V_{OUT} variation to exceed the boundaries and thus an immediate coarse-tuning re-triggering after it just ends, as explained by Fig. 6. Assume the LCO in coarse tuning gives rise to CRS variation from CRS_H to CRS_L . If the coarse tuning ends up with V_{OUT} within the boundaries, the fine-tuning will take over the D-LDO and regulates it to the desired value, as shown in Fig. 6(a). However, if V_{OUT} is not within the boundaries, as shown in Fig. 6(b), the peak detector will judge it as another undershoot/overshoot, which immediately incites the coarse-tuning again. This traps the D-LDO in the coarse-tuning, which will increase the power consumption overhead.

In this work, a guard-period is inserted to prevent the potential trap. As shown in Fig. 6(b), D-LDO will be shielded from the peak detection for a duration of ΔT_2 (the guard-period) after the coarse-tuning ends. During this guard-period, coarse-tuning will not be triggered. After that, the D-LDO is released from the guard-mode and peak detection is reactivated. Although this mechanism would temporally prevent D-LDO from fast response, it is acceptable for most of the D-LDO applications as long as ΔT_2 is restrained to a limited time.




Fig. 6. Transient waveforms of D-LDO with coarse-tuning ending when CRS is (a) in the middle of and (b) at the upper/lower limit of the LCO range.




Fig. 7. Microphotograph of the proposed D-LDO.

From the numerical calculation and transistor-level simulation in [14], the maximum LCO amplitude estimated in this design will be $|CRS_H - CRS_L| = 6$. Hence, fine-tuning needs to compensate a maximum 3 CRS bits (half of $|CRS_H - CRS_L|$, equivalently 48 $FINE$ bits) if coarse-tuning ends up with $CRS = CRS_H$ or CRS_L . Therefore, with $CLK_{SLOW} = 50$ MHz, it will take at most $48 \text{ bit} \times 20 \text{ ns} = 0.96 \mu\text{s}$ for the D-LDO to be stable, which is chosen as the value of ΔT_2 .

IV. MEASUREMENT RESULTS

The proposed D-LDO was implemented in a 65-nm CMOS 1-poly 7-metal process. The chip microphotograph is shown in Fig. 7. The active area of the proposed D-LDO, including coarse/fine PMOS arrays, S/Rs and logics, is 0.01 mm^2 . And the 1-nF on-chip capacitors occupy 0.09 mm^2 .

The measurement setup of the proposed D-LDO is shown in Fig. 8. An on-chip resistor R_1 is connected in series with a switch S_1 driven by an on-chip buffer. The light load current is set by an off-chip resistor R_2 . The static currents of the D-LDO with S_1 ON/OFF are measured as I_{MAX}/I_{MIN} , respectively. The quiescent current I_Q is measured with S_1 OFF and R_2 removed. The reference voltage V_{REF} is generated by an on-chip resistor ladder, which can be selected with the 2-bit off-chip control word $V_{REF_SEL} <1:0>$. For a comparison, an $FINE_ONLY$ signal can be used to set the proposed D-LDO to a fine-tuning only mode as a conventional one does.

Fig. 9(a) shows the measured transient response of V_{OUT} with the on-chip load current changing from 2 to 100 mA with the




Fig. 8. Measurement setup of the proposed D-LDO.




Fig. 9. (a) Measured transient responses with $V_{IN} = 0.6$ V, $V_{OUT} = 0.5$ V, and load change from 2 to 100 mA within edge times of 20 ns; and the zoom in details of V_{OUT} (b) undershoot and (c) overshoot.

rising/falling edges of 20 ns, while the zoom-in details of the undershoot and overshoot voltages are given in Fig. 9(b) and Fig. 9(c), respectively. During the load transient, the D-LDO needs several clock cycles to change the CRS bits, and the V_{OUT} will keep going upwards/downwards until a dynamic equilibrium is attained between the load current and the D-LDO output current. Thus, a larger undershoot/overshoot will happen with faster edges. The measured undershoot and overshoot voltages are 55 mV and 47 mV, respectively. And a 700-ns settling time, consisting ΔT_1 and a fraction of ΔT_2 , is achieved. Here, V_{IN} is 0.6 V whereas V_{REF} is 0.5 V, and the measured I_Q of the D-LDO core is $82 \mu\text{A}$. Fig. 10 shows the comparison of the measured undershoots of V_{OUT} with and without the proposed techniques, by setting the $FINE_ONLY$ signal, under the same testing conditions used in Fig. 9. The rising-edge of the load current is intentionally shifted for clarity. Moreover, ΔV_{OUT} is reduced from 340 to 55 mV with the proposed techniques.

To ensure the DVS function, the V_{REF} control word $V_{REF_SEL} <1:0>$ is repeatedly set to "10", "11", "01", "00" for




Fig. 10. The comparison of the measured ΔV_{OUT} with and without the proposed CFT and burst mode techniques.




Fig. 11. Measured waveforms of (a) the overall DVS function; and (b) the zoom in details of V_{REF} tracking from 400 to 550 mV. All with $V_{IN} = 0.6$ V.

TABLE I COMPARISON WITH STATE-OF-THE-ART D-LDOs

	[7] 2013	[5] 2015	[10] 2015	This work
Process (nm)	180	110	130	65
Active area (mm ²)	0.81	0.04	0.114	0.01
V_{IN} range (V)	0.9-1.8	0.6-1.2	0.5-1.2	0.6-1.1
V_{OUT} range (V)	0.8-1.5	0.5-0.9	0.45-1.14	0.4-1
C_{OUT} (nF)	1000	1	1	1
I_Q (μ A)	750	32	78	82
Peak current eff. (%)	99.6	99.96	98.3	99.92
Line reg. (mV/V)	N/A	2	N/A	3
Load reg. (mV/mA)	N/A	0.3	<10	0.06
Edge time (ns)	100	25000	N/A	20
Load step (mA)	1-100	80	0.5-2	2-100
ΔV_{OUT} (mV)	70	53	<40	55
FOM (ps)	5250	0.26	76.5	0.43
Settling time (μ s)	4	38	1.1	0.7*
DVS speed (V/ μ s)	N/A	N/A	N/A	1.5

*The maximum possible settling time is $\Delta T_1 + \Delta T_2 \approx 1.2 \mu s$ from calculation.

$V_{OUT} = 0.5, 0.55, 0.45,$ and 0.4 V, respectively, with a 0.6 -V V_{IN} . Fig. 11(a) shows that the V_{OUT} can accurately follow the V_{REF} variations. Zoom in details of tracking V_{REF} from 400 to 550 mV are given in Fig. 11(b), with $V_{REF_SEL} <1:0>$ switching from "00" to "11". It takes 100 ns for the D-LDO output to track a 150-mV reference voltage step, which corresponds to a tracking speed of 1.5 V/ μ s and makes it fit for fast DVS.

Table I compares the performance metrics between this design and other state-of-the-art works [5], [7] and [10]. In this table, output capacitors have been excluded for all the active area calculations. A widely used figure-of-merit (FOM) of speed [15] is employed as $FOM = C_{OUT} \cdot \Delta V_{OUT} \cdot I_Q / (I_{MAX})^2$, and

thus a 0.43 -ps FOM is calculated for this design. As observed from the table, the proposed D-LDO has achieved comparable, or better performances than the recent state-of-the-art works.

V. CONCLUSIONS

A fully integrated D-LDO with coarse-fine-tuning and burst-mode techniques for fast transient response and low quiescent current has been proposed and demonstrated in 65 -nm CMOS. By boosting the D-LDO loop gain and sampling frequency when voltage undershoot/overshoot is detected, the measured undershoot voltage is reduced from 340 to 55 mV, under a 2 to 100 -mA load step within 20 -ns edge time. On the other hand, with the burst mode operation, the current efficiency is not degraded, as measured to be 99.92% in the steady-state. With these techniques, a 0.43 -ps FOM of speed is thereby achieved with negligible power and area overheads.

REFERENCES

- [1] Y. Lu, *et al.*, "A fully-integrated low-dropout regulator with full-spectrum power supply rejection," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 62, no. 3, pp. 707–716, Mar. 2015.
- [2] Y. Okuma, *et al.*, "0.5-V input digital LDO with 98.7% current efficiency and 2.7- μ A quiescent current in 65nm CMOS," in *IEEE Custom Integrated Circuits Conf. (CICC)*, Sep. 2010, pp. 1–4.
- [3] M. Onouchi, *et al.*, "A 1.39-V input fast-transient-response digital LDO composed of low-voltage MOS transistors in 40-nm CMOS process," in *Solid State Circuits Conf. (A-SSCC)*, Nov. 2011, pp. 37–40.
- [4] S. T. Kim, *et al.*, "Enabling wide autonomous DVFS in a 22 nm graphics execution core using a digitally controlled fully integrated voltage regulator," *IEEE J. Solid-State Circuits*, vol. 51, no. 1, pp. 18–30, Jan. 2016.
- [5] T.-J. Oh and I.-C. Hwang, "A 110-nm CMOS 0.7-V input transient-enhanced digital low-dropout regulator with 99.98% current efficiency at 80-mA load," *IEEE Trans. on Very Large Scale Integration (VLSI) Syst.*, vol. 23, no. 7, pp. 1281–1286, Jul. 2015.
- [6] Y. Kim and P. Li, "An ultra-low voltage digitally controlled low-dropout regulator with digital background calibration," in *Int. Symposium on Quality Electronic Design (ISQED)*, Mar. 2012, pp. 151–158.
- [7] Y.-C. Chu and L.-R. Chang-Chien, "Digitally controlled low-dropout regulator with fast-transient and autotuning algorithms," *IEEE Trans. Power Electronics*, vol. 28, no. 9, pp. 4308–4317, Sep. 2013.
- [8] Y.-H. Lee, *et al.*, "A low quiescent current asynchronous digital-LDO with PLL-modulated fast-DVS power management in 40 nm SoC for MIPS performance improvement," *IEEE J. Solid-State Circuits*, vol. 48, no. 4, pp. 1018–1030, Apr. 2013.
- [9] F. Yang and P. K. T. Mok, "A 0.6 - 1V input capacitor-less asynchronous digital LDO with fast transient response achieving 9.5b over 500mA loading range in 65-nm CMOS," in *European Solid-State Circuits Conference (ESSCIRC)*, Sep. 2015, pp. 180–183.
- [10] S. B. Nasir, S. Gangopadhyay, and A. Raychowdhury, "A $0.13 \mu m$ fully digital low-dropout regulator with adaptive control and reduced dynamic stability for ultra-wide dynamic range," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC)*, Feb. 2015, pp. 1–3.
- [11] D. Macii, *et al.*, "A stability criterion for high-accuracy Δ - Σ digital resonators," *IEEE Trans. Instrum. Meas.*, vol. 55, no. 2, pp. 577–583, Apr. 2006.
- [12] J.-Y. Ihm, "Stability analysis of bang-bang phase-locked loops for clock and data recovery systems," *IEEE Trans. Circuits Syst. II: Exp. Briefs*, vol. 60, no. 1, pp. 1–5, Jan. 2013.
- [13] W. E. Vander Velde, *Multiple-input describing functions and nonlinear system design*. New York: McGraw-Hill, 1968.
- [14] M. Huang, *et al.*, "Limit cycle oscillation reduction for digital low dropout regulators," *IEEE Trans. Circuits Syst. II: Exp. Briefs*, early access.
- [15] P. Hazucha, *et al.*, "Area-efficient linear regulator with ultra-fast load regulation," *IEEE J. Solid-State Circuits*, vol. 40, no. 4, pp. 933–940, Apr. 2005.